

Introduction to AXI – AXI4-Lite Transactions Demo Script

Introduction


This demonstration will introduce you to AXI4-Lite transactions through the familiarization and analysis of simulated waveform output. This demonstration highlights the use of the AXI Traffic Generation (ATG) IP core accessing an AXI block RAM controller IP core.

Preparation:


- Required files (all found in the `support` directory for this topic cluster):
 - `AXI_transactions_demo_completer.tcl`
 - Four coefficient files for controlling the message generation
 - `axi_traffic_gen_0_tb_top_behav.wcfg` waveform file
 - `axi_traffic_gen_0_tb_top.v`
- Required software: Vivado™ Design Suite (any edition)
- Required hardware: none
- Basic background of the ATG core (not required for demo):
 - *AXI Traffic Generator LogiCORE IP Product Guide* (PG125) - available through DocNav

AXI4-Lite Transactions


Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none">• Launch the Vivado Design Suite.• Open the <code>AXItransactions.xpr</code> project from the following directory: <code>\$TRAINING_PATH/AXItransactions/demo</code>• The project will build and leave the IPI block design open.	<p>Use the provided Tcl script to quickly build the project and include all of the files.</p> <p>You can easily open an existing Vivado IDE project via the Getting Started page.</p>


Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Maximize the IPI block design view, and quickly summarize the project. The design consists of three components: <ul style="list-style-type: none"> AXI Traffic Generator (ATG) IP core AXI BRAM Controller IP core Block Memory Generator The purpose of this demo will be to examine and study the AXI transactions generated by the ATG. 	<p>The Vivado IP integrator is used to create subsystems, including embedded subsystems. These IPI subsystems are referred to as block designs. The components of the design are constructed with IP cores from the IP catalog.</p>
 <p>The diagram illustrates a block design with three main components connected in a chain:</p> <ul style="list-style-type: none"> AXI Traffic Generator (axi_traffic_gen_0): Receives external inputs <code>s_axi_aclk</code> and <code>s_axi_aresetn</code>. It has an output <code>M_AXI_LITE_CH1</code> connected to the <code>S_AXI</code> input of the AXI BRAM Controller. It also outputs <code>done</code> and <code>status[31:0]</code>. AXI BRAM Controller (axi_bram_ctrl_0): Receives <code>S_AXI</code> from the ATG and <code>s_axi_aclk</code>/<code>s_axi_aresetn</code> from the ATG. It has two ports, <code>BRAM_PORTA</code> and <code>BRAM_PORTB</code>, both connected to the <code>BRAM_PORTA</code> and <code>BRAM_PORTB</code> inputs of the Block Memory Generator. Block Memory Generator (axi_bram_ctrl_0_bram): Receives data from the AXI BRAM Controller and outputs <code>rsta_busy</code> and <code>rstb_busy</code>. <p>The final outputs of the system are <code>done</code> and <code>status[31:0]</code>, which are connected to a bus indicator.</p>	


Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Double-click the ATG core to open its properties. Review the properties as shown below. If you feel familiar with the core, feel free to explore with the class, but do not change anything. Cancel out of the properties to avoid any inadvertent changes. 	<p>Introduce the student to the ATG core.</p> <p>The ATG in AXI4-Lite mode generates AXI4-Lite transactions based on the contents of four block RAMs that are internal to the ATG. These block RAMs are initialized via COE files that are used in simulation and also injected into the bitstream during implementation. The contents of these four COE files govern the operation of the ATG. Refer to the <i>AXI Traffic Generator LogiCORE IP Product Guide</i> (PG125) for further information.</p>




<ul style="list-style-type: none"> Select the Address Editor tab. <p>Note the auto-generated address of 0xC0000000 – 0xC000FFFF of the block RAM.</p>	<p>This is important to know so that the AXI transactions can be addressed in this range.</p>
---	---






Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Note that the entire design is contained in the block diagram. The ATG configuration COE files are available as sources, so they could be modified without opening the ATG IP parameters in the block diagram. These COE files are loaded into the block RAM simulation model when the simulation tool is launched. During implementation, the COE files are injected into the bitstream so that they initialize the block RAM contents upon device power up. Select the Sources tab on top of the pane and the Hierarchy tab on the bottom of the pane. Expand Simulation Sources to gain access to the testbench and COE files. 	<p>Become familiar with the design sources.</p>
	


Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> • Open the testbench file. • Quickly show that the entire testbench consists of: <ul style="list-style-type: none"> • Clock stimulus • Reset stimulus • Monitoring of ATG done and status ports to end the simulation and report via the console • Open the addr.coe file and explain that this contains a list of sixteen 32-bit addresses of the AXI4-Lite traffic that will be generated. 	<p>When this ATG component is used in this mode, the testbench would probably be used "as is", i.e. no changes. The COE configuration files, however, can be modified to customize the generated AXI transactions.</p> <p>Note that one AXI transaction is generated per line in a COE file.</p>
 <pre> 1 memory_initialization_radix = 16; 2 memory_initialization_vector = 3 C0000004 4 C0008067 5 C0008004 6 C0008008 7 C000800C 8 C0009000 9 C0009004 10 C0008067 11 C000900C 12 C000C000 13 C000C004 14 C000C008 15 C000800C 16 C000C010 17 C000C014 18 FFFFFFFF; </pre> <p>Note that addresses are in the block RAM address space</p> <p>ATG stops processing and asserts Done port when address 0xFFFFFFFF is encountered</p>	

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Open the data.coe file and explain that this contains a list of sixteen 32-bit data words corresponding to the address entries of the <i>addr.coe</i> file. 	Data can be modified in this file to change write values and read verify values. If a read data does not correspond to the entry in the <i>data.coe</i> file, an internal ATG error counter is incremented.



Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Open the ctrl.coe file and explain that this contains a list of sixteen 32-bit control bits corresponding to the address entries of the <i>addr.coe</i> file. <p>Note that it is beyond the scope of this demo to review exactly how the control word works. The important concept to understand is that a control entry determines if an AXI4-Lite transaction will be a write or read.</p>	<p>A full specification of how the control word is specified in PG125. For now, it is just used to determine if the transaction will be a read or write.</p>
 <p>The screenshot shows a text editor with the following content:</p> <pre> 1 memory_initialization_radix = 16; 2 memory_initialization_vector = 3 001100 4 0011201 5 0011302 6 0011403 7 0011504 8 0011605 9 0011706 10 0021807 11 0011908 12 0011A09 13 0011B0A 14 0011C0B 15 0021D0C 16 0011E0D 17 0011F0E 18 FFF FFFF; 19 </pre> <p>A red circle highlights the control bits for address 001100. A red callout box points to it with the text: Bits [19:16] 1-write 2-read</p>	

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Click Run Simulation under Flow Navigator > Simulation > Run Behavioral Simulation to launch the behavioral simulation.  <ul style="list-style-type: none"> After the simulation compiles and the waveform window opens (about 1 - 2 minutes), click the Run All icon (▶) to execute the simulation to completion. Focus on the Tcl Console and point out the testbench-generated message of a successful completion. 	<p>The testbench monitors the ATG core status and Done output ports and report via the console traffic generation status.</p>
	

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Focus on the waveform tab. Click the Zoom Fit icon (🔍). Zoom into some of the reads and writes and explain how the valid/ready handshake mechanism works. Verify that a read transaction is returning the same data written to the corresponding address. There is a write to 0xC000_8067 and 0xC0000_800C, which corresponds to the addresses read. The write and read operations are just random activity to the block RAM. 	<p>The AXI4-Lite traffic from the ATG to the block RAM controller can now be examined. Note that the waveform is divided into the individual AXI channels.</p> <p>Also note that there are a lot of AXI4-Lite write operations in the beginning that are initializing the contents of the block RAM.</p>
	
<ul style="list-style-type: none"> Select File > Exit to close the project. 	

Summary

This demonstration illustrated how to generate AXI4-Lite transactions using the ATG IP core via simulation in the Vivado simulator. The resultant waveform provides insight into the various AXI channels, handshaking, and some of the critical control signals.